Efficient computation and design of high speed double precision Vedic multiplier architecture

Simple item page
dc.contributor.authorKumar, Aruru Sai
dc.contributor.authorSahitya G.
dc.contributor.authorKusuma, Rambabu
dc.contributor.authorKrishna, M. Sankush
dc.contributor.authorReddy, B. Naresh Kumar
dc.contributor.authorTripathi, Suman Lata
dc.date.accessioned2026-10-31T07:30:34Z
dc.date.available2026-10-31T07:30:34Z
dc.date.issued2026-02-05
dc.description.abstractEfficient multiplication and addition of floating-point numbers play a crucial role in digital signal processing applications. To achieve high computational performance with minimal resource utilization, an optimized multiplication approach is essential. Vedic mathematics encompasses the utilization of 16 sutras or algorithms. This paper presents a double-precision floating-point multiplier of 53-bit mantissa based on Vedic mathematics. The proposed architecture performs multiplication in three stages: sign generation, exponent generation, and mantissa multiplication. The Urdhva Tiryakbhyam sutra is employed for mantissa computation owing to its high efficiency and reduced hardware complexity compared to conventional techniques. The proposed multiplier design is implemented using Verilog HDL on Vivado 2022.2. Experimental results demonstrate a significant reduction in critical path delay and logic utilization compared to existing floating-point and Vedic-based multipliers, while maintaining a favorable power consumption trend. The CNN implementation employing the proposed Vedic double-precision floating-point multiplier achieves the lowest inference latency and power consumption while maintaining identical classification accuracy compared to conventional IEEE-754 and existing Vedic-based multiplier designs. Hardware realization on a Zynq FPGA device further confirms the superiority of the proposed architecture in terms of power, delay and on-board component utilization.
dc.identifier.issn20452322
dc.identifier.urihttps://doi.org/10.1038/s41598-026-38147-w
dc.identifier.urihttp://nitt.ndl.gov.in/handle/123456789/380
dc.language.isoen
dc.publisherNature Research
dc.relation.ispartofseriesScientific Reports; Vol. 16/ No. 1/ Art. 7364
dc.titleEfficient computation and design of high speed double precision Vedic multiplier architecture
dc.typeArticle
Files
Original bundle
Now showing 1 - 1 of 1
No Thumbnail Available
Name:
Efficient computation and design of high speed double precision Vedic multiplier architecture.pdf
Size:
3.4 MB
Format:
Adobe Portable Document Format
Download
License bundle
Now showing 1 - 1 of 1
No Thumbnail Available
Name:
license.txt
Size:
373 B
Format:
Item-specific license agreed upon to submission
Description:
Download
Collections
Journal Articles